Search results

The purpose of this paper is to optimize assembly processes in order to minimize defects in the assembly of 01005 chip components.

During the study, solder paste printing process‐related variables, such as solder paste type, stencil type, and stencil opening ratio, and pick and place process‐related methods, such as vision camera type and vacuum pickup nozzle type were evaluated with the goal of achieving a high‐yield assembly solution for 01005 chip components. A test board was used in a series of designed experiments to optimize the solder paste printing, pick and placement, and reflow processes. Assembly defects were analyzed as a function of the stencil design and the assembly processes.

The results of the study indicated that both electroformed and electropolished laser‐cut stencils had a comparable print quality with respect to the solder volume delivered to the pads. In terms of assembly yield performance, type 4 (size range: 20‐38 μm) solder paste with a smaller sphere size gave a better overall yield and better paste deposition on the pad, if used on a 0.08‐mm thick electroformed stencil with a 90 per cent aperture. Temperature cycling between −65 and 150°C, with up to 1,500 cycles, showed that no cracks were observed at the solder joints due to temperature cycling. The process and design change required for achieving a robust manufacturing process have been indicated and reported.

The results of this work provide process recommendations for the implementation of 01005‐sized chip components assembly in mass production processes.

SMT stencil cleaning has traditionally been thought of as a ‘maintenance’ procedure with little or no impact on production. Today, CFC and VOC cleaning processes are being replaced because of environmental concerns, and fine‐pitch and ultra fine‐pitch assemblies are commonplace. These changes in cleaning processes and product specifications have shed new light on the importance of properly cleaning SMT screens and stencils in order to prevent damage to the stencil and potential production‐related problems.This paper takes an unbiased look at the different stencil cleaning processes available through the eyes of an SMT stencil manufacturer. The paper outlines the advantages and disadvantages of using ‘jet spray’ washersvs ‘ultrasonic’ washers, aqueous and semi‐aqueous vssolvent cleaning agents, and the effects of hot wash solutions and hot drying air vsambient wash solutions and drying techniques.Specific criteria evaluated include: cleaning effectiveness of the process; potential adverse effects of the process on the integrity of the stencil; production down‐time and other potential production‐related problems; potential health hazards to users; environmental impact of the process, and waste stream management.Magnified photography is used to demonstrate the relative effectiveness of various cleaning technologies. Third party references of other industry experts, along with the author's own experiences, are cited to support the information provided.

Reviews stencil design requirements for printing solder paste around and in through‐hole pads/openings. There is much interest in this procedure since full implementation allows the placement of both through‐hole components as well as surface mount devices and the subsequent reflow of both simultaneously. This in turn eliminates the need to wave solder or hand solder through‐hole components. The effect of component material type, pin type, lead length, and standoff height of the through hole components is reviewed. Board design issues including plated through‐hole size, pad size, board thickness, and solder mask type are also reviewed. Three stencil designs are considered: single thickness stencils with oversized stencil apertures for overprinting solder paste in the through‐hole pad areas; step stencils with oversized stencil apertures for overprinting solder paste in the through‐hole pad areas; thick stencils (0.384‐0.635 mm thick) for printing solder paste in the through‐hole pad areas. The latter thick stencil is the second stencil in the two‐print stencil process. Several examples are reviewed with the recommended stencil designs.

This paper describes the methodology used to evaluate several different stencil fabrication methods, aperture sizes and thicknesses and different solder pastes. Data collected included the number of printing defects and measurement of solder paste volume and height. Statistics have been used for the analysis of quantitative data. Results from this evaluation have been critical in the success of a new process for CSP assembly in a standard SMT environment. Stencil designs and solder paste selection for other applications have also benefited from the conclusions of this study.

This paper aims to investigate the effect of physical vapor deposition (PVD)-coated stencil wall aperture on the life span of fine-pitch stencil printing.

The fine-pitch stencil used in this work is fabricated by electroform process and subsequently nano-coated using the PVD process. Stencil printing process was then performed to print the solder paste onto the printed circuit board (PCB) pad. The solder paste release was observed by solder paste inspection (SPI) and analyzed qualitatively and quantitatively. The printing cycle of up to 80,000 cycles was used to investigate the life span of stencil printing.

The finding shows that the performance of stencil printing in terms of solder printing quality is highly dependent on the surface roughness of the stencil aperture. PVD-coated stencil aperture can prolong the life span of stencil printing with an acceptable performance rate of about 60%.

Stencil printing is one of the important processes in surface mount technology to apply solder paste on the PCB. The stencil’s life span greatly depends on the type of solder paste, stencil printing cycles involved and stencil conditions such as the shape of the aperture, size and thickness of the stencil. This study will provide valuable insight into the relationship between the coated stencil wall aperture via PVD process on the life span of fine-pitch stencil printing.

The paste printing process accounts for the majority of assembly defects, and most defects originate from poor understanding of the effect of printing process parameters on the printing performance. As the current product miniaturisation trend continues, area array type package solutions are now being designed into products. The assembly of these devices requires the printing of very small solder paste deposits. The printing of solder pastes through small stencil apertures typically results in stencil clogging and incomplete transfer of paste to the PCB pads. At the very narrow aperture sizes required for flip‐chip applications, the paste rheology becomes crucial for consistent paste withdrawal. This is because, for smaller paste volumes, surface tension effects become dominant over viscous flow. Proper understanding of the effect of the key material, equipment and process parameters, and their interactions, is crucial for achieving high print yields. During the aperture filling and emptying sub‐process, the solder paste experiences forces/stresses as it interacts with the stencil aperture walls and the pad surfaces, which directly impact the paste flow within the apertures. As the substrate and stencil separate, the frictional/adhesive force on the stencil walls competes directly with the adhesives/pull force on the PCB pads, often resulting in incomplete paste transfer or skipping/clogged apertures. In this paper, we investigate the effect of stencil design on the printing process and in particular the effect on paste transfer efficiency.

Wafer-level stencil printing of a type-6 Pb-free SAC solder paste was statistically evaluated at 200 and 150 μm pitch using three different stencil manufacturing technologies: laser cutting, DC electroforming and micro-engineered electroforming. This investigation looks at stencil differences in printability, pitch resolution, maximum achievable bump height, print co-planarity, paste release efficiency, and cleaning frequency. The paper aims to discuss these issues.

In this paper, the authors present a statistical evaluation of the impact of stencil technology on type-6 tin-silver-copper paste printing. The authors concentrate on performances at 200 and 150 μm pitch of full array patterns. Key evaluated criteria include achievable reflowed bump heights, deposit co-planarity, paste release efficiency, and frequency of stencil cleaning. Box plots were used to graphically view print performance over a range of aperture sizes for the three stencil types.

Fabrication technologies significantly affect print performance where the micro-engineered electroformed stencil produced the highest bump deposits and the lowest bump height deviation. Second in performance was the conventional electroformed, followed by the laser-cut stencil. Comparisons between the first and fifth consecutive print demonstrated no need for stencil cleaning in the case for the micro-engineered stencil for all but the smallest spacings between apertures. High paste transfer efficiencies, i.e. above 85 per cent, were achieved with the micro-engineered stencil using low aperture area ratios of 0.5.

Stencil technology influences the maximum reflowed solder bump heights achievable, and bump co-planarity. To date, no statistical analysis comparing the impact of stencil technology for wafer-level bumping has been carried out for pitches of 200 μm and below. This paper gives new insight into how stencil technology impacts the print performance for fine pitch stencil printing. The volume of data collected for this investigation enabled detailed insight into the limitations of the printing process and as a result for suitable design guidelines to be developed. The finding also shows that the accepted industry guidelines on stencil design developed by the surface mount industry can be broken if the correct stencil technology is selected, thereby increasing the potential application areas of stencil printing.

The purpose of this paper is to comprehensively explore the effects of critical parameters on solder deposition and to establish a systematic approach for determining guidelines for solder paste inspection (SPI) workstations.

This study explored the effects of process parameters, stencil and printed circuit board designs on solder deposition and identified the major post‐reflow defect scenarios. Through the investigation of correlation between the results of SPI analysis and post‐reflow defective scenarios, SPI specifications are suggested for minimizing the total cost of poor quality.

The higher the printing pressure the lower the solder deposition. There was a significant difference in solder deposition between the front squeegee and the rear squeegee. Insufficient distance between the stencil aperture and the initial printing location resulted in irregular solder paste and variations in solder deposition. A stencil with a higher area ratio resulted in greater solder deposition and less variation. Stencil apertures parallel to the direction of printing were superior to a 45° vector print. Further, the nominal solder thickness should take into account the thicknesses of the solder mask and the legend ink. There was an offset in the results of SPI measurements between the solder mask defined (SMD) pads and non‐SMD pads. The specifications for solder deposition with irregular stencil apertures need to be adjusted.

To address the arbitrariness of existing industry practice, this study was a joint effort with a Taiwan‐based electronics manufacturing service company. Real data were taken from a mass production environment and inferences were then made based on a statistical analysis.

The purpose of this paper is to study the effect of the electropolishing time of stencil manufacturing parameters and solder‐mask definition methods of PCB pad design parameters on the performance of solder paste stencil printing process for the assembly of 01005 chip components.

During the study, two types of stencils were manufactured for the evaluations: electroformed stencils and electropolished laser‐cut stencils. The electroformed stencils were manufactured using the standard electroforming process and their use in the paste printing process was compared against the use of an electropolished laser‐cut stencil. The electropolishing performance of the laser‐cut stencil was evaluated twice at the following intervals: 100 s and 200 s. The performance of the laser‐cut stencil was also evaluated without electropolishing. An optimized process was established after the polished stencil apertures of the laser‐cut stencil were inspected. The performance evaluations were made by visually inspecting the quality of the post‐surface finishing for the aperture wall and the quality of that post‐surface finishing was further checked using a scanning electron microscope. A test board was used in a series of designed experiments to evaluate the solder paste printing process.

The results demonstrated that the length of the electropolishing time had a significant effect on the small stencil's aperture quality and the solder paste's stencil printing performance. In this study, the most effective electropolishing time was 100 s for a stencil thickness of 0.08 mm. The deposited solder paste thickness was significantly better for the enhanced laser‐cut stencil with electropolishing compared to the conventional electroformed stencils. In this printing‐focused work, print paste thickness measurements were also found to vary across different solder‐mask definition methods of printed circuit board pad designs with no change in the size of the stencil aperture. The highest paste value transfer consistently occurred with solder‐mask‐defined pads, when an electropolished laser‐cut stencil was used.

Due to important improvements in the quality of the electropolished laser‐cut stencil, and based on the results of this experiment, the electropolished laser‐cut stencil is strongly recommended for the solder paste printing of fine‐pitch and miniature components, especially in comparison to the typical laser‐cut stencil. The advantages of implementing a 01005 chip component mass production assembly process include excellent solder paste release, increased solder volume, good manufacture‐ability, fast turnaround time, and greater cost saving opportunities.

The purpose of this paper is to present a detailed overview of the current stencil printing process for microelectronic packaging.

This paper gives a thorough review of stencil printing for electronic packaging including the current state of the art.

This article explains the different stencil technologies and printing materials. It then examines the various factors that determine the outcome of a successful printing process, including printing parameters, materials, apparatus and squeegees. Relevant technical innovations in the art of stencil printing for microelectronics packaging are examined as each part of the printing process is explained.

Stencil printing is currently the cheapest and highest throughput technique to create the mechanical and electrically conductive connections between substrates, bare die, packaged chips and discrete components. As a result, this process is used extensively in the electronic packaging industry and therefore such a review paper should be of interest to a large selection of the electronics interconnect and assembly community.