To present a simple way of assessing blind vias, making failure analysis easier to perform and generating less controversy.
The paper describes a procedure that may be used to examine blind via hole interconnections for routine testing or during failure analysis of a printed circuit board.
The technique described complements existing methods for assessing vias.
The paper details a new method of via assessment that can be an alternative to established techniques.
CitationDownload as .RIS
Emerald Group Publishing Limited
Copyright © 2008, Company