Search results
1 – 10 of 53Ken Gilleo, Matthew Witt, David Blumel and Peter Ongley
Most flip chip assemblies require underfill to bestow reliability that would otherwise be ravished by stress due to thermomechanical mismatch between die and substrate. While…
Abstract
Most flip chip assemblies require underfill to bestow reliability that would otherwise be ravished by stress due to thermomechanical mismatch between die and substrate. While underfill can be viewed as “polymer magic” and the key to modern flip chip success, many see it as the process “bottleneck” that must be eliminated in the future. Both views are accurate. A substantial amount of R&D is being focused on making underfill more user‐friendly. Electronic materials suppliers, various consortia, government labs and university researchers are working diligently to shatter the bottleneck and fully enable flip chip ‐ the final destination for micropackaging. This paper will describe these efforts and provide a status report on state‐of‐the‐art underfill technologies. We will also examine new processing strategies.
Details
Keywords
Tsung‐Fu Yang, Kuo‐Shu Kao, Ren‐Chin Cheng, Jing‐Yao Chang and Chau‐Jie Zhan
3D chip stacking is a key technology for 3D integration in which two or more chips are stacked with vertical interconnections. In the case of multi chip stacking with fine pitch…
Abstract
Purpose
3D chip stacking is a key technology for 3D integration in which two or more chips are stacked with vertical interconnections. In the case of multi chip stacking with fine pitch microbump connections, capillary dispensing presents big limitations in terms of cost and processability. The purpose of this paper is to describe the way in which wafer‐level underfill (WLUF) process development was carried out with particular emphasis on microbump height coplanarity, bonding pressure distribution and the alignment of the microbumps. A three factorial design of experiment (DOE) was also conducted to enhance the understanding of the factors impacting the WLUF process such as bonding pressure, temperature and time on reliability test.
Design/methodology/approach
B‐staged WLUF was laminated on an 8″ wafer with a 30 μm pitch bump structure of 8 μm Cu/5 μm Sn2.5Ag Pb‐free solder. After wafer dicing, the chip with the WLUF was assembled on a substrate chip with the same bump structure using a high accuracy bonder. The substrate chip had metalisation (wiring) to enable evaluation of the electrical characteristics of the bonded daisy chain chips as they varied with material bonding process conditions and reliability testing.
Findings
The WLUF bonding process development pertaining to the processability and reliability for the flip chip assembly using Cu/SnAg microbumps was successful in this work.
Originality/value
The development of a WLUF bonding process that offers reliability for flip chip assembly using Cu/SnAg microbumps has been presented in this work. The critical steps, such as alignment of the WLUF coated chip with the substrate chip and void elimination, which enable this technology to work were optimised.
Details
Keywords
S. Zhang, J. De Baets and A. Van Calster
A flip chip on board technology fully compatible with current PCB facilities is reported. It used reflow soldering for chip attachment. It required electroless nickel/immersion…
Abstract
A flip chip on board technology fully compatible with current PCB facilities is reported. It used reflow soldering for chip attachment. It required electroless nickel/immersion gold finishing on the board pads as well as on the chip pads. A no‐clean solder paste was printed on the boards before chip placement. Thus, there was no requirement for solder deposition on the chip side. Assembly tests with various chip formats proved the feasibility of this technology. X‐ray inspection and cross‐sectioning revealed the good shape and alignment of the reflowed solder joints. The reliability of underfilled assemblies was studied by ‐40 to 125°C thermal cycling. This approach is especially suitable for prototype or low volume productions as it eliminates the solder bumping process on the chip side, which is usually performed on the wafer level.
Details
Keywords
The solder‐joint reliability of solder‐bumped wafer level chip scale package (WLCSP) on microvia build‐up printed circuit board (PCB) subjected to thermal cycling conditions is…
Abstract
The solder‐joint reliability of solder‐bumped wafer level chip scale package (WLCSP) on microvia build‐up printed circuit board (PCB) subjected to thermal cycling conditions is investigated in this study. The 62Sn36Pb2Ag solder joints are assumed to be: an elastic material; an elastic‐plastic material; and a creep material which obey the Garofalo‐Arrhenius steady‐state creep constitutive law. The stress and strain in the corner solder joint of the WLCSP assembly are presented and compared for these three material models. Also, the results presented herein will be compared with that from creep analysis of the WLCSP on PCB without microvia build‐up layer.
Details
Keywords
Shiaw‐Wen Tien, Yi‐Chan Chung, Chih‐Hung Tsai and Chung‐Yun Dong
In the competitive global market, firms have to keep profit from innovation activities. A firm makes profits by offering products or services at a lower cost than its competitors…
Abstract
In the competitive global market, firms have to keep profit from innovation activities. A firm makes profits by offering products or services at a lower cost than its competitors or by offering differentiated products at premium prices that more than compensate for the extra cost of differentiation. The IC Package and Testing technology industries were the first high technological industry to build in Taiwan. The Package and Testing industries in Taiwan adopted competitive innovation activities to become stronger. In our study, we want to know how innovation activities influence a firm operating in the IC Package and Testing industries. Our study used a questionnaire and Likert five‐point scale to survey the innovation activities, customer and feedback in innovation performance in the IC Package and Testing industry. The wafer level chip size packing technology in our study indicates the innovation activities. Because we need to compare the difference between the wafer level chip size packing technology and wire bonding technology to recognize innovation and how the innovator and customer were influenced. Our conclusions are described below: (1) When the innovator adopts innovation activities that can be maintained using experiments and knowledge, using machine and decision variables more quickly will produce success; (2) Innovators should adopt innovation activities that focus on customers that use knowledge and experimentation, training time and cost. If an innovation forces customers to spend much time and cost to learn new technology or applications, the innovation will not be adopted; (3) Innovators that create innovation performance higher than his customers must also consider the impact upon their customers. We have to remind innovator to focus on why their customers have a different level of evolution in the same innovation activities.
Details
Keywords
Known good die, flip chip and chip scale packages are technologies that offer variousadvantages to the board manufacturer. A discussion of the different types of package options…
Abstract
Known good die, flip chip and chip scale packages are technologies that offer various advantages to the board manufacturer. A discussion of the different types of package options, their methods of assembly, test and performance comparisons can help to resolve the general direction a manufacturer might pursue for next generation systems. This paper attempts to give a perspective as well as highlighting the areas of concern with the different options.
Details
Keywords
Andrew Richardson, Chris Bailey, Jean Marc Yanou, Norbert Dumas, Dongsheng Liu, Stoyan Stoyanov and Nadia Strusevich
To present key challenges associated with the evolution of system‐in‐package technologies and present technical work in reliability modeling and embedded test that contributes to…
Abstract
Purpose
To present key challenges associated with the evolution of system‐in‐package technologies and present technical work in reliability modeling and embedded test that contributes to these challenges.
Design/methodology/approach
Key challenges have been identified from the electronics and integrated MEMS industrial sectors. Solutions to optimising the reliability of a typical assembly process and reducing the cost of production test have been studied through simulation and modelling studies based on technology data released by NXP and in collaboration with EDA tool vendors Coventor and Flomerics.
Findings
Characterised models that deliver special and material dependent reliability data that can be used to optimize robustness of SiP assemblies together with results that indicate relative contributions of various structural variables. An initial analytical model for solder ball reliability and a solution for embedding a low cost test for a capacitive RF‐MEMS switch identified as an SiP component presenting a key test challenge.
Research limitations/implications
Results will contribute to the further development of NXP wafer level system‐in‐package technology. Limitations are that feedback on the implementation of recommendations and the physical characterisation of the embedded test solution.
Originality/value
Both the methodology and associated studies on the structural reliability of an industrial SiP technology are unique. The analytical model for solder ball life is new as is the embedded test solution for the RF‐MEMS switch.
Details
Keywords
Joseph Fjelstad, Thomas DiStefano and Anthony Faraci
The concept of packaging integrated circuits while they are still in wafer form has captured the imagination of semiconductor manufacturers and packagers around the globe. One…
Abstract
The concept of packaging integrated circuits while they are still in wafer form has captured the imagination of semiconductor manufacturers and packagers around the globe. One such concept, referred to as wide area vertical expansion (WAVETM) technology promises to provide a relatively easy method for cost effectively interconnecting ICs while still on the wafer. Moreover the fundamental technology is amenable to the production of “virtual wafers” where individual IC chips can be assembled en masse. The virtual wafer variation also allows for die shrink to occur, while the IC package footprint remains constant. The technology is based on concepts that allow for the mass assembly and production of compliant packages both directly on the wafer and in “virtual wafer” format where individual chips are bonded directly to the flexible pellicle. This paper examines this important new packaging technology concept in terms of the process and device and the implications and future directions the technology is likely to take.
Details