Search results

1 – 1 of 1
Article
Publication date: 1 December 2005

Jivan Shrikrishna Parab, Rupesh Sadanand Paliekar Porob, Kottanal Roy Francis Joseph, Kunal Vishwanath Naik, Rajanish K. Kamat and Gourish M. Naik

Aims to design a heterogeneous embedded system with CPLD and microcontroller as co‐processors sharing a memory module.

Abstract

Purpose

Aims to design a heterogeneous embedded system with CPLD and microcontroller as co‐processors sharing a memory module.

Design/methodology/approach

The system receives external analog input signal, which is applied to the PIC 16F73 microcontroller. Upon converting the data in to digital format using the on‐chip ADC, the PIC stores the digitized version in the SRAM (HCM 6264) chip. SRAM HCM 6264 has been used as a shared memory model, of which both the PIC and CPLD can access all the locations. Once the PIC passes controls to the CPLD, the further processing is carried out by the CPLD without any intervention of the PIC. This is a true example of co‐processing of the architecturally diversified computing modules from completely different vendors with totally different programming suits.

Findings

The board has been tested with IC temperature sensors and also found to be useful for sensor array applications involving three types of processing viz. analog (through instrumentation amplifier), real‐time digital (through microcontroller) and customized reconfigurable digital (with the CPLD).

Practical implications

The system has several potential applications in avionics, military and robotic embedded systems, which have inherent real‐time constraints that need to be supported by the underlying hardware and driver programs.

Originality/value

Discusses the rare and unique combination of diversified processing core to build an embedded system.

Details

Sensor Review, vol. 25 no. 4
Type: Research Article
ISSN: 0260-2288

Keywords

Access

Year

Content type

Article (1)
1 – 1 of 1