TY  - JOUR
AB  - Fundamental engineering limits to very high speed electronics switching systems are employed. These limitations are caused by packaging and interconnection constraints, as well as device switching speed. From the device viewpoint, reactive parasitics caused by the packaging/interconnection scenario are discussed. From the systems level perspective, overall delay, delay variance and power consumption are explored. The important problem of clock distribution in high speed synchronous digital systems is discussed. These limitations are then revisited with photonics implementation in mind. Comparisons are made between the electrical and photonic approaches. Some engineering limits to the photonic alternative are laid out.
VL  - 5
IS  - 2
SN  - 1356-5362
DO  - 10.1108/eb044318
UR  - https://doi.org/10.1108/eb044318
AU  - Hartman D.H.
PY  - 1988
Y1  - 1988/01/01
TI  - Photonic Systems Interconnections—Overcoming the High Speed Electronics Bottleneck
T2  - Microelectronics International
PB  - MCB UP Ltd
SP  - 12
EP  - 18
Y2  - 2024/05/13
ER  -