Emerald Group Publishing Limited
Copyright © 2008, Emerald Group Publishing Limited
US patent assigned to ViaForm® leveler copper damascene electroplating chemistry
Article Type: Industry news From: Circuit World, Volume 34, Issue 2.
Enthone Inc., a business of Cookson Electronics, has been assigned USA Patent No. 7,316,772 for its ViaForm® Leveler copper damascene electroplating chemistry. ViaForm is exclusively marketed and distributed worldwide by ATMI, Inc. (Nasdaq: ATMI) Danbury, Connecticut.
This most recent patent complements and further strengthens prior patents granted to the ViaForm copper damascene electroplating process. ViaForm Leveler is the semiconductor industry's first leveler that enables standard, three-part additive damascene plating system. The leveler substantially enhances copper planarity across the wafer surface.
“As device geometry continues to shrink, copper electroplating faces a number of new challenges, including void-free filling of extremely narrow and deep features, uniform plating on thin seed layers and reducing plating defects,” said Huub van Dun, President, Enthone Inc., “The continuous enhancements made to the ViaForm chemistry have enabled our customers to meet these challenges by substantially reducing surface defects while improving yields.”
Enthone and ATMI provide service and support to the world's major semiconductor manufacturers,” said van Dun. “Our partners rely on us to provide the enabling technology and support necessary for success. We take pride in our customer-focused relationships with the industry's leading device manufacturers and OEMs. The assignment of this patent attests to the superiority of ViaForm versus all other copper damascene processes.”
“In studying problems associated with copper electroplating, we recognized that Enthone was the right collaboration partner. ViaForm is the clear value-added solution for customers working on advanced copper materials,” said Doug Neugold, Chief Executive Officer, ATMI.
ViaForm is the industry's most widely used copper damascene electroplating process. It is designed to master the complex process requirements through 45-nanometer interconnects. The chemistry provides exceptional copper filling performance for wafer interconnect and superior leveling power for enhanced planarity. Formulated for high-volume facilities, the process significantly reduces defects and is the proven choice for integration into chemical-mechanical planarization processes.