To read the full version of this content please select one of the options below:

Analysis of feedback predictive encoder based ADCs

Anthony Scanlan (Department of Electronic and Computer Engineering, University of Limerick, Limerick, Ireland)
Daniel O’Hare (Department of Electronic and Computer Engineering, University of Limerick, Limerick, Ireland)
Mark Halton (Department of Electronic and Computer Engineering, University of Limerick, Limerick, Ireland)
Vincent O’Brien (Department of Electronic and Computer Engineering, University of Limerick, Limerick, Ireland)
Brendan Mullane (Department of Electronic and Computer Engineering, University of Limerick, Limerick, Ireland)
Eric Thompson (Analog Devices Ltd., Limerick, Ireland)

Abstract

Purpose

The purpose of this paper is to present analysis of the feedback predictive encoder-based analog-to-digital converter (ADC).

Design/methodology/approach

The use of feedback predictive encoder-based ADCs presents an alternative to the traditional two-stage pipeline ADC by replacing the input estimate producing first stage of the pipeline with a predictive loop that also produces an estimate of the input signal.

Findings

The overload condition for feedback predictive encoder ADCs is dependent on input signal amplitude and frequency, system gain and filter order. The limitation on the practical usable filter order is set by limit cycle oscillation. A boundary condition is defined for determination of maximum usable filter order. In a practical implementation of the predictive encoder ADC, the time allocated to the key functions of the gain stage and loop quantizer leads to optimization of the power consumption.

Practical implications

A practical switched capacitor implementation of the predictive encoder-based ADC is proposed. The power consumption of key circuit blocks is investigated.

Originality/value

This paper presents a methodology to optimize the bandwidth of predictive encoder ADCs. The overload and stability conditions may be used to determine the maximum input signal bandwidth for a given loop quantizer. Optimization of power consumption based on the allocation of time between the gain stage and the successive approximation register ADC operation is investigated. The lower bound of power consumption for this architecture is estimated.

Keywords

Acknowledgements

This work has been supported by Enterprise Ireland, Innovation Partnership Project IP-2014-0293 co-funded by the Irish Government and the EU European Regional Development Fund (ERDF).

Citation

Scanlan, A., O’Hare, D., Halton, M., O’Brien, V., Mullane, B. and Thompson, E. (2017), "Analysis of feedback predictive encoder based ADCs", COMPEL - The international journal for computation and mathematics in electrical and electronic engineering, Vol. 36 No. 1, pp. 129-152. https://doi.org/10.1108/COMPEL-12-2015-0464

Publisher

:

Emerald Publishing Limited

Copyright © 2017, Emerald Publishing Limited