A novel approach to analysis and design of bang-bang CDR circuits

Habib Adrang (Electrical and Computer Engineering, Babol University of Technology, Babol, Iran)
Hossein Miar-Naimi (Electrical and Computer Engineering, Babol University of Technology, Babol, Iran)

Abstract

Purpose

Bang-bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the BBCDR are characterized. The paper aims to discuss these issues.

Design/methodology/approach

The presented method is general enough to be used for designing the BBCDR loop parameters to meet SONET jitter transfer requirements (loop bandwidth and jitter peaking).

Findings

In this paper, jitter transfer and jitter tolerance of the BBCDR are characterized by formulating the time domain waveforms. As a result, a new equation is presented to obtain angular frequency. Also, the jitter tolerance is expressed in closed form as a function of loop parameters. The validity of the resulted equations is verified through HSPICE simulations using TSMC 0.18-μm CMOS process. Simulation results show that good conformance between analytical equations and simulation results.

Originality/value

The proposed approach offers two advantages compared to conventional designing methods. First, this approach does not consider any value restriction to the capacitor. Second, a new condition has been presented to guarantee that the value of jitter peaking is approximately zero. The presented method is general enough to be used for designing the BBCDR.

Keywords

Acknowledgements

The authors would like to thank Mr Amir Ebrahimi of Integrated Circuits Research Laboratory (ICRL), Babol University of Technology for valuable help, support and insightful discussions on this paper. The authors would also like to thank the anonymous reviewers for their valuable comments and suggestions.

Citation

Adrang, H. and Miar-Naimi, H. (2013), "A novel approach to analysis and design of bang-bang CDR circuits", COMPEL - The international journal for computation and mathematics in electrical and electronic engineering, Vol. 32 No. 6, pp. 1986-2005. https://doi.org/10.1108/COMPEL-08-2012-0140

Download as .RIS

Publisher

:

Emerald Group Publishing Limited

Copyright © 2013, Emerald Group Publishing Limited

Please note you might not have access to this content

You may be able to access this content by login via Shibboleth, Open Athens or with your Emerald account.
If you would like to contact us about accessing this content, click the button and fill out the form.
To rent this content from Deepdyve, please click the button.