Effects of the polarity of high‐electric field stressing on power VDMOSFETs parameters

Abstract

Purpose

The purpose of this paper is to study the effects of positive and negative bias stressing on switching performance of power VDMOSFETs used in communication systems.

Design/methodology/approach

A positive and a negative high‐field stress are applied on the gate oxide of MOS devices and electrical characterization is performed after each period of stress, a comparison is presented.

Findings

Compared results between the two types of stress show that certain doses of stress can increase the device speed. The underlying changes of the threshold voltage under these two types of stress are referred to as the variation of the gate oxide‐trapped charge and interface trap densities.

Originality/value

This paper presents new and original experiments run over a number of metal‐oxide semiconductor field effect transistor devices to compare the effects of the direction of the applied field on the degradation and the reliability of these structures.

Citation

El Bitar, R., Salloum, G. and Nsouli, B. (2010), "Effects of the polarity of high‐electric field stressing on power VDMOSFETs parameters", Microelectronics International, Vol. 27 No. 1, pp. 17-20. https://doi.org/10.1108/13565361011009478