Dual‐rail adiabatic pseudo domino logic with high throughput
Article publication date: 1 April 2004
A new dual‐rail adiabatic logic family is proposed in this paper. Modified dual‐rail improved adiabatic pseudo domino logic with high throughput (MDIAPDL‐HT) is an improved adiabatic logic design aimed at low power and high throughput performance. The basic structure is the same as the MDIAPDL, but with a different clocking system. This results in power savings up to 95 percent compared to the static CMOS. It has higher throughput with a factor of about four compared to MDIAPDL and a factor of two compared to 4ϕ‐IAPDL.
Lau, K.T. and Widjaja, B.W. (2004), "Dual‐rail adiabatic pseudo domino logic with high throughput", Microelectronics International, Vol. 21 No. 1, pp. 15-18. https://doi.org/10.1108/13565360410517076
Emerald Group Publishing Limited
Copyright © 2004, Emerald Group Publishing Limited