To read this content please select one of the options below:

The effect of micro via‐in pad designs on surface‐mount assembly defects: part I – tombstoning

Yong‐Won Lee (Advanced Semiconductor Engineering Korea Inc., Gyeonggi‐Do, South Korea Samsung Electronics Co., Ltd, Gyeonggi‐Do, South Korea)
Keun‐Soo Kim (Fusion Technology Laboratory, Hoseo University, Chungnam, South Korea)
Katsuaki Suganuma (Institute of Science and Industrial Research, Osaka University, Osaka, Japan)

Soldering & Surface Mount Technology

ISSN: 0954-0911

Article publication date: 22 June 2012

170

Abstract

Purpose

To propose a solution procedure to minimize/eliminate tombstoning defects in small chip components with different micro via‐in pad designs for high density module assembly.

Design/methodology/approach

Four different micro via‐in pad designs were compared (via‐hole diameter): ultra small via‐in pads (10 μm), small via‐in pads (20 μm) and large via‐in pads (60 μm), as well as designs with no via‐in pads and capped via‐in pads. Two process variables were also evaluated for the goal of achieving a high‐yield assembly solution in micro via‐in pad and lead‐free solder conditions. Potential factors such as the preheat conditions of the reflow profile and stencil aperture size, which might affect tombstoning in components with micro via‐in pads, were investigated.

Findings

The results indicated that the micro via‐in pad design significantly increased the tombstoning; thus, tombstoning did not occur in components with both no via‐in pads and capped via‐in pads. Capped via‐in pads exhibited the best results in preventing tombstoning and provided a wide process window for the selection of process parameters. The results showed that tombstoning was found to decrease with both increasing stencil opening ratio and use of reflow profile with long‐preheat condition.

Originality/value

The paper's findings provide certain process guidelines for high density module assemblies with via‐in pad design. The strategy is to prevent tombstoning by adopting capped via‐in pad design if possible when employing micro via‐in pad technology.

Keywords

Citation

Lee, Y., Kim, K. and Suganuma, K. (2012), "The effect of micro via‐in pad designs on surface‐mount assembly defects: part I – tombstoning", Soldering & Surface Mount Technology, Vol. 24 No. 3, pp. 197-205. https://doi.org/10.1108/09540911211240065

Publisher

:

Emerald Group Publishing Limited

Copyright © 2012, Emerald Group Publishing Limited

Related articles