To read this content please select one of the options below:

Improving the reliability of a plastic IC package in the reflow soldering process by DOE

Geun Woo Kim (CALCE Electronic Products and Systems Center, University of Maryland, College Park, USA)
Kang Yong Lee (School of Mechanical Engineering, Yonsei University, SinchonDong, SeodaemoonGu, Seoul, South Korea)

Soldering & Surface Mount Technology

ISSN: 0954-0911

Article publication date: 1 March 2005

521

Abstract

Purpose

Optimisation of the package design in order to reduce stresses in a plastic small outline J‐lead (SOJ) package and to thereby prevent fractures during the infrared soldering process.

Design/methodology/approach

Finite element (FE) modelling was used, both with and without crack tip‐modelling. A design of experiment (DOE) approach was used to reduce the number of FE models required.

Findings

The optimum design values for minimization of thermal stress and the prevention of fracture were found to be different. The results allow the values of design variables such as the dimensions and material properties of the IC package.

Practical implications

To reduce the stresses and thereby prevent fracture, the values of the Young's modulus and coefficient of thermal expansion of the epoxy moulding compound should be reduced.

Originality/value

The work has used both stress analysis and fracture mechanics analysis along with DOE to identify the design values which simultaneously reduce the thermal stresses and prevent the fracture of the IC package.

Keywords

Citation

Woo Kim, G. and Yong Lee, K. (2005), "Improving the reliability of a plastic IC package in the reflow soldering process by DOE", Soldering & Surface Mount Technology, Vol. 17 No. 1, pp. 40-48. https://doi.org/10.1108/09540910510581147

Publisher

:

Emerald Group Publishing Limited

Copyright © 2005, Emerald Group Publishing Limited

Related articles