TY  - JOUR
AB  - Systolic array designs of parallel algorithms for low‐level digital image processing, and in particular the gradient operator, are described. Indicates how, to achieve high performance, a new systolic array can be designed in which all the cells in a double pipeline are interconnected to a system bus. The transputer implementation of the design is also considered and comments and conclusions that relate to the use of the systolic array on transputer networks are given. Subsequently it is shown that the systolic array design can be extended to handle the Prewitt and Sobel operators.
VL  - 23
IS  - 1
SN  - 0368-492X
DO  - 10.1108/03684929410050559
UR  - https://doi.org/10.1108/03684929410050559
AU  - Amin S.A.
AU  - Evans D.J.
PY  - 1994
Y1  - 1994/01/01
TI  - Systolic Array Design for Low‐level Image Processing
T2  - Kybernetes
PB  - MCB UP Ltd
SP  - 26
EP  - 38
Y2  - 2024/04/25
ER  -